


FIG. 1D



	I-TLB		DED PROPERTY VALUES		PROTECTED	INSTRUCTIONS	COLLECT PROFILE	PROBE FOR	I/O MEMORY
PROPERTY BITS		ISA 194	ဗ 200		INTERPRETATION	sent To:	TRACE- PACKETS?	TRANSLATED CODE	REFERENCE EXCEPTIONS
00	)	TAP	TAP	NO	NATIVE CODE OBSERVING NATIVE RISCy CALLING CONVENTIONS	NATIVE DECODER	NO	NO	FAULT IF SEG.tio
01		TAP	x86	NO	NATIVE CODE OBSERVING x86 CALLING CONVENTIONS	NATIVE DECODER	NO	NO	FAULT IF SEG.tio
10		x86	x86	NO	x86 CODE, UNPROTECTED - TAX! PROFILE COLLECTION ONLY	x86 HW CONVERTER	if Enabled	NO	TRAP IF PROFILING
11		x86	x86	YES	x86 CODE, PROTECTED - TAX! CODE MAY BE AVAILABLE	x86 HW Converter	IF Enabled	BASED ON I-TLB PROBE ATTRIBUTES	TRAP IF PROFILING

180,182, 184,186 184,186

FIG. 2A

_								
TRANSITION (SOURCE => DEST) ISA & CC PROPERTY VALUES	HANDLER ACTION							
00 => 00	NO TRANSITION EXCEPTION							
00 => 01	VECT_xxx_X86_CC EXCEPTION - HANDLER CONVERTS FROM NATIVE TO x86 CONVENTIONS							
00 => 1x	VECT_xxx_X86_CC EXCEPTION - HANDLER CONVERTS FROM NATIVE x86 CONVENTIONS, SETS UP EXPECTED EMULATOR AND PROFILING STATE							
01 => 00	VECT_xxx_TAP_CC EXCEPTION - HANDLER CONVERTS FROM x86 TO NATIVE CONVENTIONS							
01 => 01	NO TRANSITION EXCEPTION							
01 => 1x	VECT_X86_ISA EXCEPTION [CONDITIONAL BASED ON PCW.X86_ISA_ENABLE FLAG] - SETS UP EXPECTED EMULATOR AND PROFILING STATE							
1x => 00	VECT_xxx_TAP_CC EXCEPTION - HANDLER CONVERTS FROM x86 TO NATIVE CONVENTIONS							
1x => 01	VECT_TAP_ISA EXCEPTION [CONDITIONAL BASED PCW.TAP_ISA_ENABLE FLAG] - NO CONVENTION CONVERSION NECESSARY							
1x => 10	NO TRANSITION EXCEPTION - [PROFILE COMPLETE POSSIBLE, PROBE POSSIBLE]							
1x => 11	NO TRANSITION EXCEPTION - [PROFILE COMPLETE POSSIBLE, PROBE NOT POSSIBLE]							
	TRANSITION (SOURCE => DEST) ISA & CC PROPERTY VALUES  00 => 00  00 => 01  00 => 1x  01 => 00  01 => 01  01 => 01  1x => 00  1x => 01  1x => 00							

## FIG. 2B

242	NAME	DESCRIPTION	TYPE
242~	VECT_call_X86_CC	PUSH ARGS, RETURN ADDRESS, SET UP x86 STATE	FAULT ON TARGET INSTRUCTION
244~	VECT_jump_X86_CC	SET UP x86 STATE	FAULT ON TARGET INSTRUCTION
246	VECT_ret_no_fp_X86_CC	RETURN VALUE TO EAX:EDX, SET UP x86 STATE	FAULT ON TARGET INSTRUCTION
248	VECT_ret_fp_X86_CC	RETURN VALUE TO x86 FP STACK, SET UP x86 STATE	FAULT ON TARGET INSTRUCTION
250~	VECT_call_TAP_CC	x86 STACK ARGS, RETURN ADDRESS TO REGISTERS	FAULT ON TARGET INSTRUCTION
252~ 254~_	VECT_jump_TAP_CC	x86 STACK ARGS TO REGISTERS	FAULT ON TARGET INSTRUCTION
050	VECT_ret_no_fp_TAP_CC	RETURN VALUE TO RV0	FAULT ON TARGET INSTRUCTION
200~	VECT_ret_any_TAP_CC	RETURN TYPE UNKNOWN, SETUP RVO AND RVDP	FAULT ON TARGET INSTRUCTION

FIG. 2C




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E




FIG. 3F




FIG. 3G

```
320
X86-to Tapestry transition exception handler
    // This handler is entered under the following conditions:
    // 1. An x86 caller invokes a native function
    // 2. An x86 function returns to a native caller
    // 3. x86 software returns to or resumes an interrupted native function following
        an external asynchronous interrupt, a processor exception, or a context switch
            -321
    dispatch on the two least-significant bits of the destination address
                    // calling a native subprogram
        // copy linkage and stack frame information and call parameters from the memory
        // stack to the analogous Tapestry registers
                               // set up linkage register — 323
        LR ←-[SP++]
                               // address of first argument — 324
                                                                                                      -322
        AP <del>→</del> SP
        SP-SP-8
                               // allocate return transfer argument area -
                               // round the stack pointer down to a 0 mod 32 boundary -
        SP ← SP & (-32)
                               // inform callee that caller uses X86 calling conventions -
        XD \leftarrow 0
    case "01"
                       // resuming an X86 thread suspended during execution of a native routine
        if the redundant copies of the save slot number in EAX and EDX do not match or if
             the redundant copies of the timestamp in EBX:ECX and ESI:EDI do not match {
             // some form of bug or thread corruption has been detected
             goto TAPESTRY_CRASH_SYSTEM( thread-corruption-error-code ) _____372
        save the EBX:ECX timestamp in a 64-bit exception handler temporary register 373
                                                                                                        370
              (this will not be overwritten during restoration of the full native context)
        use save slot number in EAX to locate actual save slot storage _____374
        restore full entire native context (includes new values for all x86 registers) -
        if save slot's timestamp does not match the saved timestamp { ----376
             // save slot has been reallocated; save slot exhaustion has been detected
             goto TAPESTRY_CRASH_SYSTEM( save-slot-overwritten-error-code ) -
        free the save slot
    case"10"
                        // returning from X86 callee to native caller, result already in registers
        RV0<63:32> --- edx<31:00>
                                                    // in case result is 64 bits -
                                                                                                     332
        convert the FP top-of-stack value from 80 bit X86 form to 64-bit form in RVDP
        SP <del>→</del> ESI
                                                    // restore SP from time of call —
    case"11"
                       // returning from X86 callee to native caller, load large result from memory
        RV0..RV3 — load 32 bytes from [ESI-32] // (guaranteed naturally aligned)
                                                                                                     329
        SP -- ESI
                                                   // restore SP from time of call
    EPC→EPC & -4
                              // reset the two low-order bits to zero -
```

FIG. 3H

```
340
Tapestry-to-X86 transition exception handler
   // This handler is entered under the following conditions:
    // 1. a native caller invokes an x86 function
    // 2. a native function returns to an x86 caller
   switch on XD<3:0> { _____341
                                   // result type is floating point
    XD RET FP:
        FO/FI ← FINFLATE.de( RVDP) // X86 FP results are 80 bits
        SP <del>←</del> from RXA save
                                           // discard RXA, pad, args
        FPCW → image after FINIT & push // FP stack has 1 entry
        goto EXIT
                                           // store result to @RVA, leave RVA in eax
    XD_RET_WRITEBACK:
        RVA ← from RXA save
                                           // address of result area
        copy decode(XD<8:4>) bytes from RV0..RV3 to [RVA]
                                                                                        342
                                           // X86 expects RVA in eax
        eax<del> </del>RVA
        SP <del>←</del> from RXA save
                                           // discard RXA, pad, args
        FPCW <del>→</del> image after FINIT
                                                  // FP stack is empty
        goto EXIT
                                  // result in eax:eda
    XD_RET_SCALAR:
                                           // in case result is 64 bits
        edx<31:00> --- eax<63:32>
        SP ← from RXA save
                                           // discard RXA, pad, args
        FPCW ← image after FINIT
                                                   // FP stack is empty
        goto EXIT
    XD_CALL_HIDDEN_TEMP: // allocate 32 byte aligned hidden temp
                                           // stack cut back on return
        esi<del>≺</del>—SP
        SP - SP - 32
                                           // allocate max size temp
        RVA<del>---</del>SP
                                           // RVA consumed later by RR
        LR<1:0>→-"11"
                                           // flag address for return & reload
        goto CALL_COMMON
    default:
                                   // remaining XD_CALL_xxx encodings
                                           // stack cut back on return -
        esi⊸SP
        LR<1:0> <del>→ "</del>10"
                                           // flag address for return -
CALL_COMMON:
        interpret XD to push and/or reposition args -
        [--SP] <del>---</del> LR
                                           // push LR as return address
EXIT:
        setup emulator context and profiling ring buffer pointer
   RFE - 349
                                           // to original target
}
```

FIG. 31

350

```
interrupt/exception handler of Tapestry operating system:
    // Control vectors here when a synchronous exception or asynchronous interrupt is to be
    // exported to / manifested in an x86 machine.
// The interrupt is directed to something within the virtual X86, and thus there is a possibility
// that the X86 operating system will context switch. So we need to distinguish two cases:
// either the running process has only X86 state that is relevant to save, or
// there is extended state that must be saved and associated with the current machine context
         (e.g., extended state in a Tapestry library call in behalf of a process managed by X86 OS)
if execution was interrupted in the converter – EPC.ISA == X86 {
        // no dependence on extended/native state possible, hence no need to save any
         goto EM86_Deliver_Interrupt( interrupt-byte )
} else if EPC.Taxi_Active {
        // A Taxi translated version of some X86 code was running. Taxi will rollback to an
        // x86 instruction boundary. Then, if the rollback was induced by an asynchronous external
        // interrupt, Taxi will deliver the appropriate x86 interrupt. Else, the rollback was induced
                                                                                                        353
        // by a synchronous event so Taxi will resume execution in the converter, retriggering the
        // exception but this time with EPC.ISA == X86
        goto TAXi_Rollback( asynchronous-flag, interrupt-byte )
} else if EPC.EM86 {
        // The emulator has been interrupted. The emulator is coded to allow for such
        // conditions and permits re-entry during long running routines (e.g. far call through a gate)
                                                                                                        354
        // to deliver external interrupts
        goto EM86_Deliver_Interrupt( interrupt-byte )
} else {
        // This is the most difficult case - the machine was executing native Tapestry code on
        // behalf of an X86 thread. The X86 operating system may context switch. We must save
        // all native state and be able to locate it again when the x86 thread is resumed.
                361
        allocate a free save slot; if unavailable free the save slot with oldest timestamp and try again
        save the entire native state (both the X86 and the extended state)
                                                                                        362
        save the X86 EIP in the save slot
        overwrite the two low-order bits of EPC with "01" (will become X86 interrupt EIP)
                                                                                                        -360
        store the 64-bit timestamp in the save slot, in the X86 EBX:ECX register pair (and,
                 for further security, store a redundant copy in the X86 ESI. EDI register pair)
        store the a number of the allocated save slot in the X86 EAX register (and, again for
                 further security, store a redundant copy in the X86 EDX register)
        goto EM86_Deliver_Interrupt( interrupt-byte ) -
}
                                                          369
```

FIG. 3J

```
typedef struct {
    save_slot_t *
                                          // pointer to next-most-recently-allocated save slot
                          newer,
    save_slot_t *
                         older;
                                          // pointer to next-older save slot
                                          // saved exception PC/IP
    unsigned int64
                          epc;
    unsigned int64
                                          // saved exception PCW (program control word)
                         pcw;
                                          // save the 63 writeable general registers
    unsigned int64
                         registers[63];
                                          // other words of Tapestry context
    timestamp_t
                                          // timestamp to detect buffer overrun
                         timestamp;
                                          // ID number of the save slot >
                                                                                     358
    int
                         save_slot_ID;
                                                   // full / empty flag -
    boolean
                         save_slot_is_full;
} save_slot_t;
save_slot_t *
                         save_slot_head;
                                                   // pointer to the head of the queue
save_slot_t *
                         save_slot_tail;
                                                   // pointer to the tail of the queue
```

system initialization reserve several pages of unpaged memory for save slots

FIG. 3K




FIG. 3L




FIG. 3M




FIG. 3N





FIG. 30





	<u></u>	7 ENTRY TF	RACE PACKET		
	ENTRY	EVENT CODE	DONE ADDR	NEXT ADDR	
		64 BIT TI			
	1	RET	x86 CONTEXT	phys X:f	430
	2	NEW PAGE	phys Y:g	phys Y:h	440, 454
420≺	3	JCC FORWARD	phys Y:i	phys Y:k	
	4	JNZ BACKWARD	phys Y:I	phys X:a	~440 ~440
	5	SEQ; ENV CHANGE	x86 CONTEXT	phys X:b	430
	6	IP-REL NEAR CALL	phys X:c	phys Z:d	440
	7	NEAR RET	phys Z:e	phys X:f	
				•	<del>-440</del>


FIG. 4A


CODE			SO	DURCE		PROFILE EVE 41	TV	INITI PACI 41	ŒŤ	ROBEABLE EVENT 610 612
A104					EVENT	EVENT				ITLB PROBE ATTRIBUTE OR
		٠ ،	_		DEFAULT (			110		
4.12					· · · · · · · · · · · · · · · · · · ·					
A10		412						<del>.                                    </del>		
A100   RESHEVENT   0.0101   SEQUENTIAL; EXECUTION ENVIRONMENT CHANGED - FORCE EVENT   NO   NO   NO   NO   NO						↓		<b>.</b>		
A100		\	1				ΝO		ΝΛ	NEUSE EVENT CODE
A110								1		
A 10		055		<del></del>						
0.1000				<b>-</b>						<u> </u>
COMPRIEST   COMPRIEST   COMPRIEST   COMPRIEST   COMPRISE   COMPR	410	) AT POINT	Ν.							FAR CALL
O.1010   SPECIAL; EMULATOR EXECUTION, SUPPLY EXTRA INSTRUCTION DATA <sup>A</sup> NO YES NO NO		EÑTRY)								· ·
O.1011   ABORT PROFILE COLLECTION   NO   NO   NO   NO   NO   NO   NO		<u> </u>								
0.1100   x86 SYNCHRONOUS/ASYNCHRONOUS INTERRUPT WIPROBE (GRP 0)   NO   YES   YES   YES   EMULATOR PROBE										
O.1101   x86 SYNCHRONOUS/ASYNCHRONOUS INTERRUPT (GRP 0)   NO   YES   YES   NO   O.1111   x86 SYNCHRONOUS/ASYNCHRONOUS INTERRUPT WIPROBE (GRP 1)   NO   YES   YES   YES   EMULATOR PROBE				0.1100	x86 SYNCHRONOUS/ ASYNCHRONOUS INTERRUPT W/PROBE (GRP 0)					EMULATOR PROBE
O.1110   X86 SYNCHRONOUSIASYNCHRONOUS INTERRUPT WIPROBE (GRP 1) NO YES YES EMULATOR PROBE				0.1101						
1.0000   IP-RELATIVE JNZ FORWARD (OPCODE: 75, OF 85)   NO YES YES NO				0.1110		NO				EMULATOR PROBE
1.0001   IP-RELATIVE JNZ BACKWARD (OPCODE: 75, OF 85)   NO YES YES YES JNZ				0.1111		NO				•
1.0001   P.RELATIVE JNZ BACKWARD (OPCODE: 75, OF 85)   NO YES YES YES JNZ	İ	ſ		1.0000	IP-RELATIVE JNZ FORWARD (OPCODE: 75, OF 85)	NO	YES	YES	NO	•
1.0010   IP-RELATIVE CONDITIONAL JUMP FORWARD (JCC, JCXZ, LOOP)   NO   YES   YES   NO   1.0011   IP-RELATIVE CONDITIONAL JUMP BACKWARD (JCC, JCXZ, LOOP)   NO   YES   YES   YES   COND JUMP   1.0100   IP-RELATIVE, NEAR JMP FORWARD (OPCODE: E9, EB)   NO   YES   YES   NO   1.0101   IP-RELATIVE, NEAR JMP BACKWARD (OPCODE: E9, EB)   NO   YES   YES   YES   NEAR JUMP   NO   YES   YES   YES   NEAR JUMP   NO   YES   YES   NEAR CALL   NO   NO   NO   NO   NO   NO   NO				1.0001						JNZ
1.0011   IP-RELATIVE CONDITIONAL JUMP BACKWARD - (JCC, JCXZ, LOOP)   NO   YES   YES   YES   COND JUMP				1.0010						
1.0100   IP-RELATIVE, NEAR JMP FORWARD (OPCODE: E9, EB)   NO   YES   YES   NO				1.0011	IP-RELATIVE CONDITIONAL JUMP BACKWARD - (JCC, JCXZ, LOOP)	NO				COND JUMP
1.0110   RET/RET IMM16 (OPCODE C3, C2 M)				1.0100		NO				•
1.0111   IP-RELATIVE, NEAR CALL (OPCODE: E8)				1.0101	IP-RELATIVE, NEAR JMP BACKWARD (OPCODE: E9, EB)	NO	YES	YES	YES	NEAR JUMP
1.0111   IP-RELATIVE, NEAR CALL (OPCODE: E8)		FDGE	\ [	1.0110	RET/RET IMM16 (OPCODE C3, C2 M)	NO	YES	YES	NO	•
1.1000   REPEREPNE CMPS/SCAS (OPCODE: A6, A7, AE, AF)   NO   YES   NO   NO   -	لممما	ENTRY)		1.0111	· · · · · · · · · · · · · · · · · · ·	NO	YES	YES	YES	NEAR CALL
1.1010       INDIRECT NEAR JMP (OPCODE: FF /4)       NO       YES       YES       NO       -         1.1011       INDIRECT NEAR CALL (OPCODE: FF /2)       NO       YES       YES       YES       NEAR CALL         1.1100       LOAD FROM I/O MEMORY (TLB ASI !=0) (NOT USED IN T1)       NO       YES       NO       NO       NO       -         1.1101       AVAILABLE FOR EXPANSION       NO       NO       NO       NO       NO       NO       -         1.1110       DEFAULT CONVERTER EVENT; SEQUENTIAL       406       NO       NO       NO       NO       -         1.1111       NEW PAGE (INSTRUCTION ENDS ON LAST BYTE OF A PAGE FRAME OR STRADDLES ACROSS A PAGE FRAME BOUNDARY)       NO       YES       NO       NO       -	404)			1.1000	REPE/REPNE CMPS/SCAS (OPCODE: A6, A7, AE, AF)	NO	YES	NO	NO	•
1.1011   INDIRECT NEAR CALL (OPCODE: FF /2)   NO   YES   YES   YES   NEAR CALL				1.1001	REP MOVS/STOS/LDOS (OPCODE: A4, A5, AA, AB, AC, AD)	NO	YES	NO	NO	•
1.1100       LOAD FROM I/O MEMORY (TLB ASI !=0) (NOT USED IN T1)       NO       YES       NO       NO <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>										
1.1101 AVAILABLE FOR EXPANSION NO N								$\rightarrow$	$\overline{}$	NEAR CALL
1.1110 DEFAULT CONVERTER EVENT; SEQUENTIAL 406 NO NO NO NO -  1.1111 NEW PAGE (INSTRUCTION ENDS ON LAST BYTE OF A PAGE FRAME OR STRADDLES ACROSS A PAGE FRAME BOUNDARY) 408 NO YES NO NO -										<u> </u>
1.1111 NEW PAGE (INSTRUCTION ENDS ON LAST BYTE OF A PAGE FRAME OR STRADDLES ACROSS A PAGE FRAME BOUNDARY) 408 NO YES NO NO	Ì		ļ			$\longrightarrow$		$\rightarrow$		
STRADDLES ACROSS A PAGE FRAME BOUNDARY) 408			-			NO	NO	NO	NO	•
—·	ţ				STRADDLES ACROSS A PAGE FRAME BOUNDARY) 408	NO	YES	NO	NO	

FIG. 4B











630 0 9 Probe\_Timer  $\circ$ 0 0 492 Profile\_Timer 2 9  $\sim \infty$ 0 3



ap EVENT: PA---0









FIG. 6A










FIG. 7B




FIG. 7C








FIG. 7D



711 711 772 RESET-711 READ MPF ALL 0'S WRITE 0 TO 1 MPF TRANSITION — SMR TO WRITE  $\frac{1}{4}$ LOGIC 751 753 773 750 0 TO 1 **\754 INACTIVE OTHER TRANSITION** SMR TO **SMR** 719 767 WRITE SMR 766 746 -ALLOCATE MATCHED SMR **MATCHED** 744 MATCHED MPF MUX 744 WRITE DATA WRITE DATA **READ ALL** <u>775</u> <u>777</u> 0'S <u>774</u> <u>776</u> SMR TO READ 0 0 X 0 787 READ MUX 0 X **\728** 0 0 0 0 χ 0 0 0 SMR TO WRITE . **OVERFLOW** 0 0 SMR Allocation logic FIG. 7F 753







COMMAND		MEANING
BIT	POSITION	
D	5	DISABLE MONITORING OF DMA WRITES BY CLEARING THE DMU ENABLE FLAG
E	4	ENABLE MONITORING OF DMA WRITES BY SETTING THE DMU ENABLE FLAG
R	3	RESET ALL SMRS: CLEAR ALL A AND MPF BITS AND CLEAR THE DMU OVERRUN FLAG
Α	2	ALLOCATE AN INACTIVE SMR ON A FAILED SEARCH
M	1	ALLOW MPF MODIFICATIONS
X	0	NEW MPF BIT VALUE TO RECORD ON SUCCESSFUL SEARCH (OR ALLOCATION)


M	X	ACTION
0		INHIBIT MODIFICATION OF THE MPF BIT
1	0	CLEAR THE CORRESPONDING MPF BIT
1	1	SET THE CORRESPONDING MPF BIT

FIG. 7J

800														
+	TIO 810 EXT<1:0>													
EN PR	ASI<2:0>	R W	X	PAGE	В	D	G		LIMIT[1	9:0]	BA	BASE[31:0]		
63 62	61 59	58 5	7 56	55	54	53	52	51			32 31		0	
SIZE	BIT(S)	BIT(S) NAME			FUNCTION									
1	63	SEG.EN			ENABLES SEGMENT LIMIT/PROTECTION CHECKING									
1	62	SEG.P	. 1	CHOOSES WHICH PROTECTION BITS TO USE FOR PAGE TABLE PROTECTION - ( 0 MEANS PSW.UK OR 1 MEANS MISC.UK)										
3	61:59	SEG.A		ADDRESS SPACE (ONLY USED WHEN SEG.PAGE IS 0)										
		SEG.T SEG.E		ADDRESS SPACE EXTENSION (ONLY USED WHEN SEG.PAGE IS 1)										
3	58:56	SEG.R	Е	NAE	BLEC	) - Al		CUTE '1' N MEANS			,			
1	55	SEG.PAGE			ENABLES THE PAGING SYSTEM (TRANSLATION AND CHECKING)									
1	54	SEG.B			SEGMENT SIZE (1 MEANS 32-BIT, 0 MEANS 16-BIT)									
1	53	SEG.D			SEGMENT DIRECTION (0 MEANS EXPAND UP)									
1	52	SEG.G			ize Age		_IMIT	(1 M	EANS IT'	S IN 4	(			
20	51:32	SEG.L	MIT	S	EGN	ΛEN <sup>-</sup>	T LIN	IIT						
32	31:0	SEG.B	ASE	S	EGN	ΛEN.	ТВА	SE						

FIG. 8A

## AT CODE GENERATION TIME:






FIG. 8B




FIG. 8C